SOUTH AUSTRALIAN

MICROPROCESSOR GROUP

P.O. BOX 113, PLYMPTON, S.A. 5038 TEL. 278 7288

INT.

Meetings held at THEBARTON HIGH SCHOOL ASHLEY ST., THEBARTON

NEWSLETTER

Vol. 1. No. 2. June/July 1979 Newsletter.

Mail Box, ... P.O. BOX 113, PLYMPTON S.A.

It is quite obvious from the number of systems and members present at the April meeting, that s.y.O.S. nights are the most popular. I think that we shall need a larger room for the next systems night.

The May meeting was also well attended, and 10 new members joined our group, it seems there are a quite a number of enthusiasts and the interest seems to be growing, rapidly.

The June meeting will be centred around a visit from COMPUTERLANV to show us the APPLE system. I know there are a number of members who, as yet have not purchased or built up a system. This indeed, will be an ideal opportunity, to see a fully built up system with all the bugs ironed out. I understand the colour graphics on the Apple is something quite remarkable, with very high resolution.

Bob Stunell our Secretary/Treasurer has taken leave of absence to visit the U.K. I understand he will be looking at computer usage within the education system and as used by students. Hopefully he will return in time for the September meeting, so Bon Voyage Bob.

while Bob is away John Moffatt will be acting Secretary, so anyone wishing to join the group may see John at the meetings or write to the P.O. Box as above.

At this stage I would like to give a note of thanks to Mike Sunners who offered to construct the keyboard kit for the club 2650 system, and made a very neat job of putting it together, thanks again Mike.

Just after the last newsletter was released, we recieved an application for membership, from the T.R.S. 80 users group. We would like to take this opportunity to welcome them to our group. The following details will enable any interested people to contact them. Contact Mr. G.F. Stevenson at 34 Sturt St. Adelaide 5000 Phone 250 0178.

Lastly we have advised E.T.I. and E.A. of our group and the correct info regarding our current venue for meetings etc.

YOUR COMMITTEE FOR 1979

CHAIRMAN: Eric Clarke

SECRETARY/TREASURER: ACTING SEC/TREASURER:

Bob Stunell John Moffatt Work Phone 278-7288 Work Phone 352-5811

COMMITTEE MEMBERS:

Tony Beres ford Bob Vaniells Howie Harvey Rick Matthews

FUTURE MEETINGS JUNE/JULY

As mentioned on the cover June will be a visit from Computerland. July will be a talk on the 6800 and 6809 by Rick Matthews. We would welcome any 6800 systems for those who would like to see the finer points of 6800 registers etc.

INCORPORATION OF THE GROUP

We have finally received the certificate of Incorporation, many thanks to those involved in the long process of this project.

6800 USERS GROUP.

There are a number of people in the S.A.M.G. who have 6800 microprocessor gear. They wish to advise anyone who is interested in coming along may contact: Mr Dave Jones 258-2494 or Mr Eric Clarke 278-7288.

Meetings are not held very regularly but if the demand requires I am sure this will alter.

CHANGE OF ADDRESS


It has come to our notice that some members are not receiving the newsletter we have also received a couple of newsletters back. Under the new postage rates which we have arranged, if we have mail returned to us because of wrong addresses then we have to pay again for the return postage. It would be a great help to us if you notify any of the committee of any change of address etc.

FOR SALE.

VG640 Memory Mapped VVU Kit. \$120 KT9500 (2650) Microprocessor Kit \$100 Kits have never been used.

Contact Mr. V. Oakes Phone 250-0178 After Hours.

N.R.Z. TAPE INTERFACE MODIFICATIONS BY Eric Clarke.



An article in April 1977 Electronics Australia by Ian Croser provided me with the idea of using NRI recording instead of kanzas city which uses audio shift keying. My main reason for picking NRI was the small component count and high data rate capability. Although my serial data interface will not run faster than 1200 Baud I have recorded 2400 Hz square waves quite nicely.

I have made a number of changes from the original circuit the main one being to cure the data errors due to D.C. drifting in the 31 differential amplifier. The drift was seriously upsetting the operation of the threshold detector E2. This was cured by adding the 47K and 1MFD to pin 6 of B2 thereby allowing both inputs of B2 to follow D.C. wise the output of B1.

Also a single 5v supply replaces the triple supply design and using a 7401 allows a record safety switch to be added to the R/P control input with no extra chip count. In fact with a chip count of three one could have a 2 channel or 2 deck system. I found the output from 62 will drive a TTL load but I would suggest using a 4041 or 4049 Cmos TTL driver for nice clean edges on your data train.

The only adjustment required to set up this cassette interface is VR 1 which should be adjusted for reliable data recovery. This means that the thresholds of B2 should be set at 50% of the peak pulse levels from B1.

Layout is not critical I constructed the prototype on veroboard and its still working that way. If you do not require remote control of the R/P gating just leave out the connection from pin 13 of A3 but still leaving the 2.2K on the switch. The switch will now operate as a R/P on off control.

As a final tip a 25mfd25w Electro and a .1 Ceramic capacitor would go nicely across the supply lines on the board.

							AD	DRES	SING	MUD	£2	-				_	BOOLEAN/ARITHMETIC OPERATION	C	טויי	. CO	UE	ntl	J.
ACCUMULATOR AND MEMORY			IMME	MED DIRECT				INDE	X		EXT	ID		INHE	R	(All register labels	5	4	3	2	1	1	
OPERATIONS	MNEMONIC	OP	1	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	refer to contents)	н	1	N	Z	٧	1
Add	ADDA	88	2	2	98	3	2	AB	5	2	88	4	3				A + M - + A	1		t	t	1	T
	ADDB	СВ	2	2	DB	3	2	EB	5	2	FB	4	3				B + M → B	1			t	‡	1
Add Acmitrs	ABA	"		-	-		1							18	2	1	A + B → A	1		1	1	1	
Add with Carry	ADCA	89	2	2	99	3	2	A9	5	2	89	4	3	1.5	-		A+M+C→A	t		1	1	‡	١
Add with Carry	ADCB	C9	2	2	D9	3	2	E9	5	2	F9	4	3				B + M + C → B	1:		1	1	1	ı
		84	100	2	94	3	2	A4	5	2	84	4	3	- 1			A • M → A			:	t	R	1
And	ANDA		2					E4	5	2	F4	4	3				B • M → B	1.		:	:	R	١
1000	ANDB	C4	2	2	D4	3	2	A5	5	2	85	4	3				A • M			1	1	R	١
Bit Test	BITA	85	2	2	95	3	2	0.00	1891	1227	1000	9	1000				8 • M			:	:	R	١
	BITB	C5	2	2	05	3	2	E5	5	2	F5	4	8										1
Clear	CLR				1			6F	1	2	7F	6	3				00 → M		•	R	S	R	١
	CLRA				l l						0 4			4F	2	1	00 → A	•	•	R	S	R	١
	CLRB			1										5F	2	1	00 → 8		•	R	S	R	1
Compare	CMPA	81	2	2	91	3	2	A1	5	2	81	4	3				A – M	•	•	1	t	1	١
	CMPB	C1	2	2	DI	3	2	E1	5	2	F1	4	3				B M	•	•	1	1	1	1
Compare Acmitrs	CBA				1									11	2	1	A - B			1	1	1	1
Complement, 1's	COM				1			63	7	2	73	6	3				M→M	•	•	1	1	R	1
We will design the second	COMA				1				1					43	2	1	Ā→A			1	1	R	1
	COMB													53	2	1	$\bar{B} \to B$	•		t	1	R	1
Complement, 2's	NEG	1		li .		8		60	7	2	70	6	3	10 3			00 - M → M			1	1	0	N
(Negate)	NEGA				1		1	1	100	155	202		100	40	2	1	00 - A → A			1	1	0	
(,	NEGB		1		1	1	1	1			8 9		1	50	2	1	00 - B → B			1	t	0	
	NEGB		1 8				1	1			6 8			2000	-80	500	Converts Binary Add. of BCD Characters			100			1
Decimal Adjust, A	DAA		8											19	2	1	into BCD Format	•		1	1	t	1
Decrement	DEC							6A	7	2	7A	6	3			1	M − 1 → M			t	1	10	
Decrement	DECA				1		1	1		-			1	4A	2	1	A – 1 → A			t	1	@	
	DECR	1			1		1	1						5A	2	1	B - 1 → B			1	1	@	
			١.,	١.		1,	1 .	A8	5	2	88	4	3	"		1	A ⊕ M → A			1	1	R	
Exclusive OR	EORA	88	2	2	98	3	2	1		2			3				B ⊕ M → B			1	1	R	
	EORB	C8	2	2	D8	3	2	E8	5	189	F8	4	1 8							1 8	1	(3)	-
Increment	INC	1	1		1	1		6C	7	2	70	6	3		١.	١.	M + 1 - M	1		1 70	1	3	
	INCA	1	1	1	1		1	1						4C	2	1	A+1-A				1		
	INCB		1		1	1		1						5C	2	1	B +1→B	:	:		1	R	
Load Acmitr	LDAA	86	2	2	96	3	2	A6	5	2	B6	4	3			1	M → A			1	i.	R	- 1
	LDAB	C6	2	2	D6	3	2	E6	5	2	F6	4	3				M → B			100	1		П
Or, Inclusive	AARO	8A	2	2	9A	3	2	AA	5	2	BA	4	3				A+M -A			1 6	1	R	- 1
	ORAB	CA	2	2	DA	3	2	EA	5	2	FA	4	3			1	B + M → B			1	t	R	1
Push Data	PSHA		i										1	36	4	1	A → M _{SP} , SP – 1 → SP						1
	PSHB		1			1	1			1			1	37	4	1	B → M _{SP} , SP – 1 → SP	•			•		
Pull Data	PULA							1		1	1		1	32	4	1	SP + 1 → SP, MSP → A						
run outu	PULB		1			1		1		1			1	33	4	1	SP + 1 → SP, M _{SP} → B						1
Rotate Left	ROL		1					69	7	2	79	6	3			1	M1 ,			1	1	6	اد
notate Lett			1					100	1000	1	10.50	0.750		49	2	1	A			1	1	6	bl
	ROLA													59	2	1	B C b ₇ - b ₀			1	1 t	6	- 1
	ROLB		1		1			66	7	2	76	6	3	"	-	1	MI				1	6	
Rotate Right	ROR	1			1			00	1	1 *	/"	0	1 3	46	2	1				92	t		
	RORA	1				1				1				1			C b ₇ → b ₀			1 0	:	6	. 1
	RORB	1	1				1	1		100			1.	56	2	1	BI			1 50	1	6	
Shift Left, Arithmetic	ASL	1	1			1	1	68	7	2	78	6	3	1		١	M			1 13			
	ASLA	1			1	1				į.	1		1	48	2	1	A C - 57 - 60			1	1	(6	
	ASLB	1	1			1		1						.58	2	1	BI			1	1	1	- 1
Shift Right, Arithmetic	ASR	1	1		1			67	7	2	77	6	3			1	M] -			1.	1	1 ~	
	ASRA		1											47	2	1	A } → □ □				1:	1	
	ASRB		1				1		1					57	2	1	B J 5/ 30 5			1	1		
Shift Right Logic.	LSR					1		64	1	2	74	6	3	1			M) -			R	1	1 -	
and my court	LSRA		1		1	1					1		1	44	2	1	A 0 - IIIIII - C			R	1	6	0
	LSRB		1		1			1	1					54	2	1	B by bo C			R	1		
Carro Annala		1	1		97	4	2	A7	6	2	B7	5	3			1	A → M			1	1	100	
Store Acmitr	STAA				1	4	2	E7	6	2	F7	5	3	1		1	B → M				1		
	STAB	1			07	1 33	1500	1933	1000	924	13332		3	1	1	1	A - M → A				1	1	
Subtract	SUBA	80	2	2	90	3	2	A0	5	2	B0	4	1 22	1				1.		100	1	1 33	
	SUBB	CO	2	2	00	3	2	EO	5	2	FO	4	3				B − M → B			1		17.	
Subract Acmitrs.	SBA							8	53	1		100	125	10	2	1		•		1 3	1	1 2	
Subtr. with Carry	SBCA	82	2	2	92	3	2	A2	5	2	B2	4	3	1			$A - M - C \rightarrow A$	•		1 38	1	0.00	
	SBCB	C2	2	2	D2	3	2	E2	5	2	F2	4	3				B - M - C → B			1	1		
Transfer Acmitrs	TAB		1								1			16	2	1	A → B			1	1 8	100	R
1990 - 1890 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990	TBA		1		1	1			1		1	1		17	2	1	B → A			1	1	F	R
Test, Zero or Minus	TST		1					60	7	2	70	6	3	1			M - 00			1	1	F	R
rest, cero or minus	TSTA							1	1					40	2	1	18777333			: :	1:	F	R
	1316	1	1	1	1				1	1	1	1	1	5D	2	1	B - 00			1	1:	1.	R

FIGURE 1-3-1 MC6800 Instruction Set

INDEX REGISTER AND STACK		IMMED			DIRECT		СТ	INDEX				EXT	ND		INHE	ER	T .		4	3	2	1	T
POINTER OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BOOLEAN/ARITHMETIC OPERATION	н	1	N	z	v	t
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	6	2	BC	5	3				$(X_H/X_L) - (M/M + 1)$	•		0	1	(8)	st.
Decrement Index Reg	DEX									į į		1		09	4	1	X – 1 → X				t		1
Decrement Stack Pntr	DES													34	4	1	SP - 1 → SP						1
Increment Index Reg	INX					1 8	1							08	4	1	X + 1 → X				l t		1,
Increment Stack Potr	INS					- 9	1							31	4	1	SP + 1 → SP						1
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	6	2	FE	5	3				$M \rightarrow X_H$, $(M + 1) \rightarrow X_L$			9	t	R	L
Load Stack Potr	LDS	8E	3	3	9E	4	2	AE	6	2	BE	5	3				M → SPH, (M + 1) → SP1			9		R	1
Store Index Reg	STX				DF	5	2	EF	7	2	FF	6	3	j	8		$X_H \rightarrow M, X_L \rightarrow (M+1)$			9		R	1
Store Stack Potr	STS				9F	5	2	AF	7	2	BF	6	3 -				$SP_H \rightarrow M, SP_1 \rightarrow (M+1)$			9		R	100
Indx Reg → Stack Potr	TXS			1		114		0.00					923.74	35	4	1	X - 1 → SP						1
Stack Potr → Indx Reg	TSX													30	4	1	SP + 1 → X						1.

JUMP AND BRANCH		RELATIVE			INDEX			EXTND				INHE	ER	1	5	4	13	12	1	0
OPERATIONS	MNEMONIC	OP	~	#	OP	-	#	OP	T~	#	OP	Γ~	#	BRANCH TEST	. Н	1	N	z	v	C
Branch Always	BRA	20	4	2					V.					None						
Branch If Carry Clear	BCC	24	4	2			1						1	C = 0						
Branch If Carry Set	BCS	25	4	2			1	1	V .	l			i	C = 1						
Branch If = Zero	BEQ	27	4	2			1			1	1	ß.	l	Z = 1						
Branch If > Zero	BGE	2C	4	2			1	8	13	1	10	P :		N + V = 0						
Branch If > Zero	BGT	2E	4	2			1			1	8 8			$Z + (N \oplus V) = 0$						
Branch If Higher	BHI	22	4	2			1			l			1	C + Z = 0						•
Branch If 👟 Zero	BLE	2F	4	2		1 1	1							Z + (N+)V) = 1						•
Branch If Lower Or Same	BLS	23	4	2		6				ľ	1			C + Z = 1		•				•
Branch If < Zero	BLT	2D	4	2		1 8		1			1			N ⊕ V = 1						
Branch If Minus	BMI	2B	4	2							H Ì			N = 1						•
Branch If Not Equal Zero	BNE	26	4	2		. 1				ł	1 1			Z = 0	•					•
Branch If Overflow Clear	BVC	28	4	2						1	8 8			V = 0						
Branch If Overflow Set	BVS	29	4	2	1 1					1			1	V = 1	•					•
Branch If Plus	BPL	2A	4	2	8			1 8		1	1 1		1	N = 0						
Branch To Subroutine	BSR	80	8	2	1. 9		10			8			l	l i						
Jump	JMP			00 12	6E	4	2	7E	3	3	1 1		1	See Special Operations			•			
Jump To Subroutine	JSR				AD	8	2	BD	9	3	4 8		1							
No Operation	NOP						-	-			01	2	1	Advances Prog. Cntr. Only						
Return From Interrupt	RTI				i i						38	10	1	_	_	-	- 6	- (61		
Return From Subroutine	RTS										39	5	1		•			1.	۱.	
Software Interrupt	SWI		6 8		8 +						3F	12	1	See special Operations		s				
Wait for Interrupt	WAI										3E	9	1	13		0				

B

9

1

0

CONDITIONS CODE REGISTER			INHER	ľ	BOOLEAN	5	4	3	2	1	0	CONDITION CODE REGISTER NOTES:
OPERATIONS	MNEMONIC	OP	-	=	OPERATION	н	1	N	z	v	C	(Bit set if test is true and cleare
Clear Carry	CLC	ос	2	1	0 + C	•		•	•	•	R	① (Bit V) Test: Result = 10000000?
Clear Interrupt Mask	CLI	0E	2	1	01		R			•		② (Bit C) Test: Result = 000000000?
Clear Overflow	CLV	0A	2	1	0 · V			•		R		③ (Bit C) Test: Decimal value of mos
Set Carry	SEC	OD	2	1	1 - C			•		•	S	(Not cleared if previously s
Set Interrupt Mask	SEI	OF	2	1	1 *1		S		•			(Bit V) Test: Operand = 10000000
Set Overflow	SEV	0B	2	1	1 + V	•				s		(Bit V) Test: Operand = 01111111
Acmitr A + CCR	TAP	06	2	1	A - CCR	13 4 -		- (12) -		_	6 (Bit V) Test: Set equal to result of
CCR + Acmitr A	TPA	07	2	1	CCR -A	•			•			(Bit N) Test: Sign bit of most signi

LEG	END:	00	Byte = Zero;						
OP	Operation Code (Hexadecimal);	н	Half-carry from bit 3;						
`	Number of MPU Cycles;	1	Interrupt mask						
11	Number of Program Bytes;	N	Negative (sign bil)						
+	Arithmetic Plus;	Z	Zero (byte)						
-	Arithmetic Minus:	٧	Overflow, 2's complement						
•	Boolean AND;	C	Carry from bit 7						
MSP	Contents of memory location	R	Reset Always						
	pointed to be Stack Pointer;	S	Set Always						
+	Boolean Inclusive OR;	1	Test and set if true, cleared otherwi						
4	Boolean Exclusive OR;	•	Not Affected						

MS

CCR Condition Code Register

Least Significant

Most Significant

Complement of M;

Transfer Into;

Bit = Zero;

(Bit set if test is true and cleared otherwise) (Bst V) Test: Result = 10000000? (Bit C) Test: Result = 000000000? (Bit C) Test: Decimal value of most significant BCO Character greater than nine? (Not cleared if previously set.) (Bit V) Test: Operand = 10000000 prior to execution? (Bit V) Test: Operand = 01111111 prior to execution? (Bit V) Test: Set equal to result of N & C after shift has occurred. (Bit N) Test: Sign bit of most significant (MS) byte of result = 1? (Bit V) Test: 2's complement overflow from subtraction of LS bytes? (Bit N) Test: Result less than zero? (Bit 15 = 1)

(Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.

(All) Load Condition Code Register from Stack. (See Special Operations)

(ALL) Set according to the contents of Accumulator A.

HOW I AVOIDED A SORE FINGER

I have the Microdisk system from North Star Computers. Recently I had a problem with it because of my new keyboard. Both the North Star disk operating system and BASIC accept only upper case letters for commands and for BASIC statements. This was no problem with my first keyboard, as it only produced capital letters. However, my new keyboard produces the full ASCII character set and has no facility for what is variously called "alpha lock" or "caps lock". Extra logic could be added to the keyboard, but I thought the software solution to the problem would be faster for me to implement.

The penalty I have payed is an inability to use lower case letters inside BASIC strings, which does not seem too much to pay for not having to constantly change from upper to lower case and back again. The following fragment of 8080 code (Intel mnemonics) was added to the end of my keyboard input routine. I checks for letters a-z and converts these to A-Z.

CPI 61H. RC. CPI 7BH, RNC, SUI 20H, RET.

Tony Beresford.

COMPUTER TIME TRIALS

When I had received my FORTRAN-80 compiler, I did some simple timing tests to measure the power of a microcomputer as a "number cruncher". I also wished to get a quantitive comparison between a compiler and an interpreter.

My timing technique was simple. I had the computer do a loop up to 1000 times. I first used an empty loop to find the time involved in executing the loop itself and then did several simple calculations inside the loop. Timing was done manually with a stopwatch since I do not have a real-time clock. The time intervals actually involved (from 20 to 200 seconds) meant that errors due to the finite human response time were insignificant.

The comparisons are given below between North Star BASIC and FORTRAN-80. The BASIC has a 12 digit precision (more than adequate for most scientific purposes) while single precision FORTRAN-80 is about 7 digit precision, with double precision being very near to 16 digit precision. Functions not given for North Star were not available.

	North Star	FORTRAN-80
Real addition	4.3	0.5
Real multiplication	8.7	2.4
Real division	28.9	3.8
Double precision addition		2.0
Double precision multiply		5.4
Double precision division		38.7
Sine function	183.3	22.4
Square root	172.3	26.2
Arctangent	216.5	23.8
Double precision sine	8	239.8

Tony Beresford